Computer Organization (5th Ed) - Carl HamacherFull description
Solutions to a Computer Organization and Design 4th Edition first revision
Computer Organization and Design Chapter 2 SolutionsFull description
notes in coa with basic syllabus covered ..!!
Popular CO Text Book
Computer Organization and Design Chapter 2 SolutionsDescrição completa
Computer Organization and Architecture
Complete Set of Slides from Chapter 1 of David A. Patterson, John L. Hennessy Computer Organization and Design
Business Ethics, Organization,Full description
coFull description
www.andhracolleges.com The Complete Complete Information Information About About Colleges Colleges in in Andhra Pradesh
Set No. 1
Code No: RR310201
III B.Tec B.Tech h I Seme Semeste sterr Supple Suppleme ment ntary ary Exami Examinat nation ions, s, Febr Februar uary y 2007 2007 COMPUTER ORGANIZATION ORGANIZATION ( Common to Electrical & Electronic Engineering, Electronics & Communication Engineering, Electronics & Instrumentation Engineering, Electronics & Telematics and Instrumentation & Control Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions All Questions carry equal marks ⋆ ⋆ ⋆ ⋆ ⋆
1. (a) Discus Discusss about PC PCII bus arbitr arbitrati ation on (b) List the merits and demerits demerits of centrali centralized zed and distribut distributed ed bus arbitrations arbitrations.. [8+8] 2. Write an algorithm to find all allowable allowable weigh weights ts for a ”weighted ”weighted BCD code”. Assume that all weights are positive numb ers [16] 3. (a) Define Define the elem elemen ents ts of a machine machine instr instruc uctio tion n (b) How various various instruction instruction are categorize categorized d (c) Explain about simple instruction format.
[4+6+6]
4. (a) List List and describe describe vario various us co-proces co-processor sor and special special instru instruct ctions ions of MIPS MIPS Rseries processors. (b) Different Differentiate iate bet b etwe ween en theoreti theoretical cal R3000 and actual actual R4000 super pipelines. pipelines. [10+6] 5. (a) What is demand demand paging. paging. Explain it’s adv advanta antages ges and disadv disadvant antages. ages. (b) Explain the page table structure. Discuss it’s purpo posse.
[8+8]
6. Discuss three possible techniques for I/O operations with merits and demerits of each. [16] 7. (a) Discuss Discuss about microinst microinstruct ruction ion sequenci sequencing ng containin containingg the single addres addresss field. (b) Differentiate Differentiate between between explicit and implicit microinstruction address generation techniques. (c) Give different classifications of micro instructions.
[6+5+5]
8. (a) Differen Differentiate tiate betwe between en miltiproces miltiprocessors sors and multic multicomput omputers. ers. (b) Discuss ab out instruction pip eline.
Engineering-MBA-MCA-Medical-Pharmacy-B.Ed-Law Colleges Information
www.andhracolleges.com The Complete Complete Information Information About About Colleges Colleges in in Andhra Pradesh
Set No. 2
Code No: RR310201
III B.Tec B.Tech h I Seme Semeste sterr Supple Suppleme ment ntary ary Exami Examinat nation ions, s, Febr Februar uary y 2007 2007 COMPUTER ORGANIZATION ORGANIZATION ( Common to Electrical & Electronic Engineering, Electronics & Communication Engineering, Electronics & Instrumentation Engineering, Electronics & Telematics and Instrumentation & Control Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions All Questions carry equal marks ⋆ ⋆ ⋆ ⋆ ⋆
1. (a) Differen Differentiate tiate betwe between en dedicate dedicated d and multiplex multiplexed ed bus lines. lines. (b) Discuss Discuss various various methods of bus arbitration. arbitration. (c) What do you mean by bus width?
[5+7+4]
2. Convert the following decimal numbers to base three and to base five. (a) 73 (b) 10.333 (c) 21.25
[4+6+6]
3. Write programs to execute Y= (A-B) / (C+D*E) using one-address, two-address and three-address instructions. [16] 4. (a) List List the charac characte teris ristic ticss of superscal superscalar ar process processors ors and contra contrast st it with with CISC CISC processors. (b) Explain Explain the instruction instruction executi execution on charact characteris eristics tics of RISC processors. processors. (c) What is semantic gap problem? [6+6+4] 5. Write short notes on the following following approaches approaches with suitable examples. examples. What are merits and demerits of each. (a) First - fit (b) Best - fit (c) Worst - fit
[5+6+5]
6. (a) Explai Explain n about magnet magnetic ic disk disk layo layout ut (b) Elaborate on Winchester disk track format.
[8+8]
7. (a) Differe Different ntiat iatee betw between een micro micro progra programme mmed d and hard wired wired contro controll units units with merits and demerits of each. (b) Discuss Discuss about the design design considerat considerations ions of micro instruction instruction sequencing sequencing techtechnique. [8+8] 8. (a) Explai Explain n about direc director tory y protoco protocols. ls. (b) Dra Draw and explain the state diagram for MESI protoc otocol ol..
Engineering-MBA-MCA-Medical-Pharmacy-B.Ed-Law Colleges Information
www.andhracolleges.com The Complete Complete Information Information About About Colleges Colleges in in Andhra Pradesh
Set No. 3
Code No: RR310201
III B.Tec B.Tech h I Seme Semeste sterr Supple Suppleme ment ntary ary Exami Examinat nation ions, s, Febr Februar uary y 2007 2007 COMPUTER ORGANIZATION ORGANIZATION ( Common to Electrical & Electronic Engineering, Electronics & Communication Engineering, Electronics & Instrumentation Engineering, Electronics & Telematics and Instrumentation & Control Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions All Questions carry equal marks ⋆ ⋆ ⋆ ⋆ ⋆
1. Explain about VonNeumann architecture design in detail.
[16]
2. (a) Explai Explain n how floati floating ng point point divisi division on is done? done? (b) Explain Explain the addition addition of binary binary nu number mberss in one’s complement complement notation. [10+6] 3. Explai plain n vario arious us chara haraccteri terist stic icss of mac machine ine ins instru truction tionss in det detail ail
[16] [16]
4. (a) Give Give weigh weighted ted relativ relativee dynamic dynamic frequenc frequency y of HLL operations operations (b) What do you mean by dynamic dynamic perce p ercenta ntage ge of operands? operands? (c) Discuss ab out overlapping register windows
[6+5+5]
5. (a) Explai Explain n the cache cache execut execution ion of a read read operation operation with with a neat neat diagram diagram (b) Explain look ook-aside system organization for caches.
[8+8]
6. (a) (a) What What is ‘dat ‘dataa stri stripi ping ng’’ ? (b) Discuss Discuss about the recent recent disk system system developm developmen ents. ts. (c) Explain the control command operations enabled by by magnetic tape drive controller. Also explain about cartridge tape system. [4+4+8] 7. (a) Explai Explain n about micro microins instru tructi ction on format format of TI TI 8800 (b) Explain Explain about ALU control control fields of IBM 3033 microinstruc microinstruction. tion. [8+8] 8. (a) Differen Differentiate tiate betwe between en short and and long pipeline. pipeline. Which Which is more advant advantageous ageous?? (b) Elaborate on depending constraints constraints of pipelining. Give an example for pipeline stalled by data dependency. (c) Give Give an example example for idle cycle cycle caused by a branch branch instructi instruction. on. [5+6+5] ⋆ ⋆ ⋆ ⋆ ⋆
Engineering-MBA-MCA-Medical-Pharmacy-B.Ed-Law Colleges Information
www.andhracolleges.com The Complete Complete Information Information About About Colleges Colleges in in Andhra Pradesh
Set No. 4
Code No: RR310201
III B.Tec B.Tech h I Seme Semeste sterr Supple Suppleme ment ntary ary Exami Examinat nation ions, s, Febr Februar uary y 2007 2007 COMPUTER ORGANIZATION ORGANIZATION ( Common to Electrical & Electronic Engineering, Electronics & Communication Engineering, Electronics & Instrumentation Engineering, Electronics & Telematics and Instrumentation & Control Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions All Questions carry equal marks ⋆ ⋆ ⋆ ⋆ ⋆
1. (a) Draw and and explain explain the instruction instruction cycle cycle state diagram diagram that that includes includes interru interrupt pt cycle processing. (b) Discuss Discuss about transfer transfer of control control with multiple multiple interrupt interrupts. s. Demonstrat Demonstratee with a neat diagram [8+8] 2. Explain about error detecting and correcting codes. What is their relevance [16] 3. Discuss various key design issues of an instruction format.
[16]
4. (a) Differen Differentiate tiate betwe between en large registe registerr file versu versuss cache. cache. (b) Discuss Discuss how compiler compiler based register register optimizati optimization on is done. (c) Explain various characteristics characteristics of reduced instruction set architectures. architectures. [6+6+4] 5. (a) Explain Explain major differenc differences es between between cache-ma cache-main in and main-secondary main-secondary memory memory hierarchies (b) Discuss main features and basic structure of caches.
[8+8]
6. (a) Differen Differentiate tiate betwe between en I/O techniqu techniques es with and without without the use use of interrupt interrupts. s. (b) Explain Explain different different types types of I/O commands. commands. (c) What is isolated I/O. Differentiate between between memory-mapped memory-mapped and isolated I/O with examples. [5+6+5] 7. (a) List sequen sequencing cing and branch branching ing control control fields fields of IBM 3033 microi microinstru nstruction ction.. (b) Dis Discuss the functioning of micro sequencer with examp ample
[8+8] 8+8]
8. (a) Differen Differentiate tiate betwe between en high-lev high-level el and low-lev low-level el parallelism parallelism (b) Discuss Discuss about Flynn’s classification classification of parallel parallel processor systems. systems. (c) Explain ain different MIMD interconnection topol pologie gies.