KENDRIYA VIDYALAYA HAFLONG | 2016-17
KENDRIYA VIDYALAYA
AISSCE EXAMINATION EXAMINATION SESSION 2016-17 INVESTIGATORY PROJECT NAME
: Theophilus Laldawmsang Parate : "II
LA!! R#LL R# LL No No : !$%&E !$%&ET T : P'Y!I! P'Y!I! TEA'ER IN'AR(E : !ir )o*apsang lungtau
KENDRIYA VIDYALAYA HAFLONG | 2016-17
KENDRIYA VIDYALAYA HAFLONG SARKARI BAGAN, DIMA HASAO DIMA HASAO (ASSAM) – 788820 Phone 0!"7!#2!"2$%, 2!8&''
AI!!E ERTI+IATE Thi i !" #$%!i&' !h(! Th$")hi*+ L(*,(.(/ P(%(!$ !+,'i/ i/ !(/,(%, XII S#i$/#$ +/,$% AISSCE R"** /"3 44444444444445 "& Kendri,a Vid,ala,a 'a-ong .Assam/ h( +##$&+**' #".)*$!$, !h$
)%"$#! $/!i!*$, ( To set up a 0ommon 1ase transistor 0ir0uit and stud, its input and output 0hara0teristi0 and to 0al0ulate its 0urrent gain 8
&"% AISSCE &"% !h$ $i"/ 2016-17 ( )%$#%i9$, 9' +/,$% !h$ +i,(/#$ (/, h( +9.i!!$, (!i&(#!"%' (##"+/! &"% !h$ (.$3 Hi:H$% #"/,+#! ,+%i/ !h$ #"+%$ "& !h$ )%"$#! ( "",3
KENDRIYA VIDYALAYA HAFLONG | 2016-17
e*he+ In#*h+e
S*hoo- S./
(S1+ o34n L5n.5)
E6.e+n- E6/1ne+4 41n.5+e
In.e+n- E6/1ne+4 41n.5+e
P+1n*1-4 41n.5+e
()
() D.e
A*3no9-e:e/en. I would like to thank the CBSE, for providing me the opportunity to carry out this investigatory project. I also take this opportunity to express my sincere gratitude to my hysics teacher, M+; o34n L5n.5, PG Ph<41*4 , for guiding me and imparting a sound !ase of knowledge pertaining to this topic which ensured the successful completion of this project. I would also like to thank him for unending assistance to ena!le completion of the exercise.
KENDRIYA VIDYALAYA HAFLONG | 2016-17
Secondly I would also like to thank our parents and friends who helped us a lot in finali"ing this project with their valua!le suggestions and guidance which has !een helpful in the completion of the project within the limited time frame S5=/1..e: B< #heophilus $aldawmsang arate Class % &II 'Science( )oll *o %
ERTI+IATE Thi i !" h$%$9' #$%!i&' !h(! !h$ "%ii/(* (/, $/+i/$ i/;$!i(!"%' )%"$#! h( 9$$/ #".)*$!$, i/#$%$*' (/, (!i&(#!"%i*' 9' Theophilus Laldawmsang Parate "& #*( "II 2 !0ien0e Kendri,aVid,ala,a
KENDRIYA VIDYALAYA HAFLONG | 2016-17
'a-ong5Dima 'asao %$(%,i/ hi
)%"$#! !i!*$, To set up a 0ommon 1ase transistor 0ir0uit and stud, its input and output 0hara0teristi0 and to 0al0ulate its 0urrent gain3 ( )$% !h$ C
)%(#!i#(* "%= %$>+i%$.$/! &"% !h$ $i"/ 2016-20173
#eacher+s Signature
Examiner+s Signature
0ontents
I/!%",+#!i"/ Ci%#+i! Di(%(.
KENDRIYA VIDYALAYA HAFLONG | 2016-17
O9$#!i;$ A))(%(!+ P%"#$,+%$ O9$%;(!i"/ C(*#+*(!i"/ R$+*! P%$#(+!i"/ S"+%#$ "& $%%"%
transistor is a three terminal active device. #he terminals are emitter, !ase, collector. In CB configuration, the !ase is common to !oth input 'emitter( and output 'collector(. -or normal operation, the EB junction is forward !iased and CB junction is reverse !iased.
KENDRIYA VIDYALAYA HAFLONG | 2016-17
In CB configuration, IE is 2ve, IC is 3ve and IB is 3ve. 4ith an increasing the reverse collector voltage, the spacecharge width at the output junction increases and the effective !ase width 54+ decreases. #his phenomenon is known as 6Early effect7. #hen, there will !e less chance for recom!ination within the !ase region. 4ith increase of charge gradient within the !ase region, the current of minority carriers injected across the emitter junction increases. #he current amplification factor of CB configuration is given !y, 89 :IC; :IE
>IR>?I DIAGRAM
OB@E>IVE <. #o o!serve and draw the input and output characteristics of a transistor connected in common !ase configuration. =. #o find current gain '8( of the given transistor.
KENDRIYA VIDYALAYA HAFLONG | 2016-17
APPARA?S <. =. ?. A. . .
pnp #ransistor )egulated power supply '>?>@, <( and a ?@ !attery @oltmeter '>?>@( mmeters '>>m( = high resistance rheostats Connecting wires
PRO>ED?RE INP? >HARA>ERISI>S <. Connections are made as per the circuit diagram. =. -or plotting the input characteristics, the output voltage @ CE is kept constant at >@ and for different values of @ EB note down the values of IE.
KENDRIYA VIDYALAYA HAFLONG | 2016-17
?. )epeat the a!ove step keeping @CB at =@, A@, and @. ll the readings are ta!ulated. A. graph is drawn !etween @EB and IE for constant @CB.
O?P? >HARA>ERISI>S <. Connections are made as per the circuit diagram. =. -or plotting the output characteristics, the input I E is kept constant at <>m and for different values of @ CB, note down the values of IC. ?. )epeat the a!ove step for the values of IE at =>m, A>m, and >m, all the readings are ta!ulated. A. graph is drawn !etween @CB and Ic for constant IE
OBSERVAIONS <. =. ?. A. . .
$east count of voltmeter @i 9 >.<@ )ange of voltmeter @i9 > volts Dero error of voltmeter @i9 *o error $east count of voltmeter @> 9 >.<@ )ange of voltmeter @>9> to @ Dero error of voltmeter @>9 *o error
KENDRIYA VIDYALAYA HAFLONG | 2016-17
. )ange of milliammeter9 >>m F. Dero error of milliammeter9 *o error
=-e o+ 1n5. *h+*.e+14.1*4
Sl.
Baseemitter voltage @EB'@(
Emitter current I E 'm( for @CB9 >@
@CB9 =@
@CB9 A@
<
=.
>
>
>
=
?.>
>
>
>
?
A.=
>
>
>
A
A.
G
A.F
=>
=<
=
A.G
?F
AF
/ut of range
*o .
=-e o+ o5.5. *h+*.e+14.1*4
Sl. *o .
Basecollector voltage @CB'@(
Collector current I C 'm( for IE9m
IE9<>m
IE9=>m
KENDRIYA VIDYALAYA HAFLONG | 2016-17
<
>
A.
G.>
=
<
.>
G.>
?
=
.>
G.>
A
A
.
G.
.
G.
.
G.
.
G.
F
F
.
G.
=-e o+ .+n4e+ *h+*.e+14.1*4
Sl.
Emitter current I E Collector current I C 'm( for 'm( *o @CB9 >@ @CB9 =@ @CB9 A@ . <
>
>
>
>
=
?
A
F
F
F
F
<>
<>
<>
<>
KENDRIYA VIDYALAYA HAFLONG | 2016-17
Ta1le 4or I nput 0hara0terist i0s
V CB
60
?0
0 VC< 0V
VC<-2V
VC<-V
@0
20
10
0
-23?
@
3 2
3 ? B B B B B B B B B BV B EB BBB6
3
3 B00000000000000
Ta1le 4or #u tput hara0terist i0s 2? I E
20
1?
IE? .A
IE10 .A
IE20 .A
10
?
0
0
1
2
?
6
V CB
7
KENDRIYA VIDYALAYA HAFLONG | 2016-17
Ta1le 4or t rans4er 0h ara0terist i0s VC<0V V C
VC<-2V
S$%i$ @
12
10
6
2
0
0
?
6
7
>AL>?LAIONS i(
r i 9 Hdelta'@EB( ; delta'IE( at @CB 9 ii( r o 9 Hdelta'@CB( ; delta'IC( at IE 9 constant iii(
α DC
9 'IC( ; 'IE( 9
iv(
α AC
9 Hdelta'IC( ; delta'IE( at @CB 9 constant 9 I E
10
KENDRIYA VIDYALAYA HAFLONG | 2016-17
RES?L <. #he input, output and transfer characteristics are shown in the adjoining graphs. =. #he current gain, 8 9 ?. #he voltage gain, v 9
PRE>A?IONS <. #he supply voltages should not exceed the rating of the transistor. =. Jeters should !e connected properly according to their polarities.
SO?R>ES OF ERROR #he transistor may !e faulty.
KENDRIYA VIDYALAYA HAFLONG | 2016-17
BIBLIOGRAPHY @arious !ooks and we!sites were referred while making this project% <( hysics #ext!ook for class &II, artI, *CE)# =( hysics $a!oratory Janual for class &II, *CE)# ?( 4ikipedia.org A( Connect1Edu ( Koutu!e.com